

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-172564

(43)Date of publication of application : 23.06.2000

(51)Int.Cl.

G06F 12/08

(21)Application number : 10-350945

(71)Applicant : HITACHI LTD

(22)Date of filing : 10.12.1998


(72)Inventor : TERAMOTO YASUHIRO

(54) INFORMATION PROCESSOR FOR EXECUTION OF CACHE COINCIDENCE ASSURANCE CONTROL

(57)Abstract:

PROBLEM TO BE SOLVED: To provide an information processor which can suppress the physical quantity of hardware that is related to the cache coincidence assurance control and also can reduce the effect to the system performance.

SOLUTION: This information processor consists of plural processors (IP) 1, 2, 3 and 4, a multistage switching device (SW) 5, the banks 6, 7, 8 and 9 of a main storage (MS) which have different address spaces and apply the configurations to operate in parallel to each other and the banks 10, 11, 12 and 13 of a cache directory device (CD) which have plural column groups respectively and apply the bank configurations to operate independently of each other. The CD is divided into banks according to the column of a cache address storage part of each IP.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2000 Japanese Patent Office